MAX32670 – High Reliability, Ultra-Low Power Microcontroller Powered by Arm Cortex M4 Processor

21 August, 2020

2.608

Views0 Comments

In the Darwin family, the MAX32670 is an ultra-low power, cost-effective, high reliability 32-bit microcontroller enabling designs with complex sensor processing without compromising battery life. It combines a flexible and versatile power management unit with the powerful Arm^® Cortex^®-M4 processor with floating point unit (FPU). The MAX32670 also offers legacy designs an easy and cost optimal upgrade path from 8- or 16-bit microcontrollers.

The device integrates up to 384KB of flash and 160KB of SRAM to accommodate application and sensor code. error correction coding (ECC), capable of single error correction and double error detection (SEC-DED), is implemented over the entire flash, RAM, and cache to ensure ultra-reliable code execution for demanding applications. Additional features such as the two windowed watchdog timers with fully flexible and independent clocking have been added to further enhance reliable operation. Brownout detection ensures proper operation during power-down and power-up events and unexpected supply transients.

Multiple high-speed peripherals such as 3.4MHz I²C, 50MHz SPI, and 4MBAUD UARTs are included to maximize communication bandwidth. In addition, a low-power UART is available for operation in the lowest power sleep modes to facilitate wakeup on activity without any loss of data. A total of six timers with I/O capability are provided, including two low-power timers to enable pulse counting, capture/compare and PWM generation even in the lowest power sleep modes. The device packs all this capability in tiny form factors: 5mm x 5mm 40-pin TQFN-EP and 1.7mm x 2.2mm 24-bump WLP packages.

Key features

High-Efficiency Microcontroller for Low Power, High Reliability Devices
- Arm Cortex-M4 Core with FPU Up to 100MHz
- 384KB Flash Memory with Error Correction
- 160KB SRAM (128KB with ECC Enabled), Optionally Preserved in Lowest Power Modes
- 16KB Unified Cache with ECC
- UART Bootloader
- Dual or Single-Supply Operation
  - Ultra-Low 0.9–1.1V V_CORE Supply Voltage
  - Internal LDO Operation from Single Supply 1.7V to 3.6V
- Wide Operating Temperature: -40°C to +105°C
Flexible Clocking Schemes
- Internal High Speed 100MHz Oscillator
- Internal Low Power 7.3728MHz and Ultra-Low Power 80kHz Oscillators
- 14MHz to 32MHz Oscillator (External Crystal Required)
- 32.768kHz Oscillator (External Crystal Required)
- External Clock Input for the Core
- External Clock Input for the LPUART and LPTMR
Power Management Maximizes Uptime for Battery Applications
- 44µA/MHz Active at 0.9V Up to 12MHz
- 50µA/MHz Active at 1.1V Up to 100MHz
- 2.6µA Full Memory Retention Power in Backup Mode at V_DD = 1.8V
- 350nA Ultra-Low Power RTC at V_DD = 1.8V
- Wake from LPUART or LPTMR
Optimal Peripheral Mix Provides Platform Scalability
- Up to 31 General-Purpose I/O Pins
- Up to Three SPI Master/Slave (Up to 50MHz)
- Up to Three 4-Wire UART (Up to 4MBAUD)
- One Low Power UART (LPUART)
- Up to Three I²C Master/Slave 3.4Mbps High Speed
- Eight-Channel Standard DMA Controller
- Up to Four 32-Bit Timers (TMR)
- Up to Two Low Power 32-Bit Timers (LPTMR)
- Two Windowed Watchdog Timers
- One I²S Slave for Digital Audio Interface
Security and Integrity
- Available Secure Boot
- AES 128/192/256 Hardware Acceleration Engine
- TRNG Compliant to SP800-90B
- 32-Bit CRC Acceleration Engine